

FIG. 2A




FIG. 2B




FIG. 1

sent to A  
July 97

FIG. 5





FIG. 5

FIG. 4 is a schematic diagram of a frame interval  $T_F$  for a user equipment (UE) in a cellular network. The diagram shows a timeline for Frame #1, with a frame interval  $T_F$ . The timeline is divided into segments by vertical dashed lines. The segments are labeled with reference numerals: 132, 137, 170,  $T_{CU}$ , 116, 106, 133, 122, 123, 128, 126, 125, 120, 118, 136, 124, 196, 130, 134, 127, 141, 192, 194, 131, 196, 193, 194, 196, 193, 194, 196. The diagram also shows a horizontal axis labeled "Cu HEAD END" and a vertical axis labeled "FRAME #1 INTERVAL =  $T_F$ ".



Ru #128  
FURTHEST  
USER


Ru #1  
NEAREST  
USER

Need  
PRELIM

4  
FIG. 4


FIG. 7A

5A




TO FIG. 7B

FROM FIG. 7A




GREATER THAN 50% ACTIVITY




TO FIG. 7C

5B  
FIG. 7B



56  
FIG. 70



6

FIG. 8  
DEAD RECKONING RE-SYNC

FIG. 8



CU CONCLUDES IT  
MUST ALTER ITS  
DELAY VECTOR TO  
ALLOW THE FARTHEST  
RU'S TO SYNCHRONIZE  
TO THE SAME FRAME  
AS THE NEAREST RU'S  
AND BROADCASTS A  
MESSAGE TO ALL RU'S  
INDICATING WHEN AND  
BY HOW MUCH IT WILL  
ALTER ITS DELAY  
VECTOR



248

EACH RU RECEIVES  
BROADCAST AND  
ALTERS ITS DELAY  
VECTOR BY AMOUNT  
INSTRUCTED AT TIME  
CU ALTERS ITS DELAY  
VECTOR




250

EACH RU REINITIATES  
SYNCHRONIZATION  
PROCESS

7  
FIG. 9


PRECURSOR EMBODIMENT

**DIGITAL MODEM BLOCK DIAGRAM**



RU RECEIVER  
8

**FIG. 19**



9  
 FIG. 12






FIG. 13<sup>10</sup>

INCREASING ADDRESS #



15  
FIG. 17



11  
FIG. 18




FIG. 14




FIG. 12






FIG. 13



16  
FIG. 20



PREFERRED TRELLIS ENCODER

FIG. 42

17

MAPPING FOR FALL-BACK MODE - LSB'S





FIG. 43

21





18  
FIG. 21

CODE	INPHASE	QUADRATURE	
0000	111	111	= -1 -
0001	001	111	= 1 -
0010	001	001	= 1 +
0011	111	001	= -1 +
0100	011	111	= 3 -
0101	001	011	= 1 + 3*
0110	101	001	= -3 +
0111	111	101	= -1 - 3*
1000	011	011	= +3 + 3*
1001	101	011	= -3 + 3*
1010	101	101	= -3 - 3*
1011	011	101	= 3 - 3*
1100	111	011	= -1 + 3*
1101	101	111	= -3 -
1110	001	101	= 1 - 3*
1111	011	001	= 3 +

403

19  
FIG. 22

INFORMATION  
VECTOR [B]  
FOR EACH  
SYMBOL

ORTHOGONAL  
CODE MATRIX

$$\begin{matrix} 483 \\ 481 \end{matrix} \begin{bmatrix} 0110 \\ 1111 \\ 1101 \\ 0100 \\ \vdots \\ \vdots \end{bmatrix} \times \begin{bmatrix} C_{1,1} & C_{1,2} & \dots & C_{1,144} \\ C_{2,1} & C_{2,2} & \dots & C_{2,144} \\ \vdots & \vdots & & \vdots \end{bmatrix}$$

20A

FIG. 23A

REAL  
PART OF  
INFO  
VECTOR  
[b] FOR  
FIRST  
SYMBOL

REAL  
PART OF  
RESULT  
VECTOR

$$\begin{matrix} 405 \end{matrix} \begin{bmatrix} +3 \\ -1 \\ -1 \\ +3 \end{bmatrix} \cdot \begin{matrix} 407 \end{matrix} \begin{bmatrix} 1 & 1 & 1 & 1 \\ -1 & -1 & 1 & 1 \\ -1 & 1 & -1 & 1 \\ -1 & 1 & 1 & -1 \end{bmatrix} = \begin{matrix} 409 \end{matrix} \begin{bmatrix} 4 \\ 0 \\ 0 \\ -8 \end{bmatrix}$$

$$[b_{\text{REAL}}] \times [\text{CODE MATRIX}] = [R_{\text{REAL}}] = \text{"CHIPS OUT" ARRAY-REAL}$$

20B

FIG. 23B

When using a 2-bit phase selector, the phase difference between the two symbols is 90 degrees.

LSBs Y1 Y0	PHASE	1+jQ
00	0	3-j
01	90	1+j3
10	180	-3+j
11	-90	-1-j3

MSBs Y3 Y2	PHASE difference (2nd-1st symbol)	1+jQ WHEN LSB=00	1+jQ WHEN LSB=01	1+jQ WHEN LSB=10	1+jQ WHEN LSB=11
00	0	3-j	1+j3	-3+j	-1-j3
01	90	1+j3	-3+j	-1-j3	3-j
10	180	-3+j	-1-j3	3-j	1+j3
11	-90	-1-j3	3-j	1+j3	-3+j

LSB & MSB FALLBACK MODE MAPPINGS

FIG. 44  
22





FIG. 24

410





FIG. 25


24

25



EMBODIMENT 1  
CARRIER RECOVERY

FIG. 35  
25



EMBODIMENT 2 CARRIER RECOVERY

FIG. 36  
26







FIG. 27

DIGITAL MODEM BLOCK DIAGRAM



MODEM  
Cu Rev  
FIG. 28



29  
 FIG. 26

This document is the property of the U.S. Government and is loaned to your agency; it and its contents are not to be distributed outside your agency.



Page 94, ~~Remove~~ SE





FIG. 30



This drawing shows only one way in which the invention can be carried out.



CU TRANSMITTER  
 FIG. 28A 32






FIG. 28



RU TRANSMITTER  
~~FIG. 28A~~ 3

When a new frame starts, the frame detector and ranging detector are reset.



FRAME DETECTOR/  
RANGING DETECTOR  
FIG. 28

# GAP ACQUISITION TIMING






FIG. 39 35



36  
FIG. 40



37  
FIG. 41

FINE TUNING  
TO CENTER  
BARKER CODE

This document contains information that is classified as CONFIDENTIAL. It is to be controlled and its use restricted to authorized personnel only.




FIG. 27<sup>38</sup>

38






FIG. 28B  
39




FIG. 28C  
40







FIG. 28D  
41




42  
FIG. 46



43  
FIG. 47




44  
FIG. 48



RU RANGING


FIG. 29

~~425~~  
425




CU SIDE AUTHENTICATION WITH EDGE PULSES

FIG. 30




CU RANGING & CONTENTION RESOLUTION  
 RANGING AND CONTENTION RESOLUTION  
 CU SIDE

FIG. 31 48  
 47



CONTENTION RESOLUTION - RU  
USING BINARY STACK


FIG. 33 <sup>49</sup>  
112



RANGING - RU SIDE  
BINARY TREE  
ALGORITHM

FIG. 32


50  
49



<sup>51</sup>  
 FIG. ~~37~~


50






FRAME DETECTOR  
FRAME SYNC/KILOFRAME DETECT

FIG. 52  
51



STATE MACHINE  
FIG. 53  
52


PRECHANNEL  
EQUALIZATION  
TRAINING ALGORITHM



54A  
FIG. 45A  
53A

FROM FIG. 45A

UPSTREAM  
EQUALIZATION



TO FIG. 45C

54B  
FIG. 45B  
538


FROM FIG. 45B

DOWNSTREAM  
EQUALIZATION

1128  
CU SENDS EQUALIZATION TRAINING DATA TO RU SIMULTANEOUSLY ON 8 CHANNELS SPREAD ON EACH CHANNEL BY ONE OF THE FIRST 8 ORTHOGONAL CYCLIC CODES MODULATED BY BPSK.

1130  
RU RECEIVER RECEIVES EQUALIZATION TRAINING DATA IN MULTIPLE ITERATIONS AND USES LMS 830, FFE 765, DFE 820 AND DIFFERENCE CALCULATION CIRCUIT 832 TO CONVERGE ON PROPER FFE AND DFE TAP WEIGHT COEFFICIENTS.

1132  
AFTER CONVERGENCE, CPU READS FINAL TAP WEIGHT COEFFICIENTS FOR FFE 765 AND DFE 820 AND LOADS THESE TAP WEIGHT COEFFICIENTS INTO FFE/DFE CIRCUIT 764; CPU SETS FFE 765 AND DFE 820 COEFFICIENTS TO INITIALIZATION VALUES.



54c  
FIG. 45c  
53c

TDMA, STDMA, FDM, INVERSE FOURIER, SCDMA, CDMA OR

any other modulation scheme in the down stream (CDMA)





FIG. 40

54


1995 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 43, NO. 1, FEBRUARY 1995



SIMPLE CODE SPREAD SPECTRUM RECEIVER

FIG. 50


57



SIMPLE RU SPREAD SPECTRUM TRANSMITTER

FIG. 51  
51  
56

FIG. 54 is a block diagram of a synchronous TDMA system.



SYNCHRONOUS TDMA SYSTEM

FIG. 54

58  
57



OFFSET (Chips)	1B ASIC		2A ASIC	
	RGSRH	RGSRL	RGSRH	RGSRL
0	0x0000	0x8000	0x0001	0x0000
1/2	0x0000	0xC000	0x0001	0x8000
1	0x0000	0x4000	0x0000	0x8000
-1	0x0001	0x0000	0x0002	0x0000

FIG. 58

### Training Algorithm





FIG. 59

### Initial 2-Step Training Algorithm



2-STEP INITIAL EQUALIZATION TRAINING  
FIG. 60

# EQ Stability Check





FIG. 61

# Periodic 2-Step Training Algorithm




CONFIDENTIAL

Note:  
 1. For US, use PR instead of CE  
 2. The parameters are:

	DS	US
K1	30	30
K2	20	30
N	5	3
M	3	3

FIG. 62

# RACM Correction



CONFIDENTIAL


Note:  $Thrd_{amp} = TBD$

$Thrd_{phase} = TBD$

ROTATIONAL AMPLIFIER CORRECTION

FIG. 63


# EQ Convergence Check



Note:  $Thrl_d_{converge} = 10^{-5}$

FIG. 64

# Power Alignment Flow Chart



CONFIDENTIAL

Note: TH = 600H  
N = 12

FIG. 65





FIG. 66



Total Turn Around (TTA) in frames = Offset

FIG. 67

CONFIDENTIAL






FIG. 68

~~Figure 3.1. Frame start propagation along the channel.~~

CONFIDENTIAL




FIG. 69

Control message (downstream) and function (upstream) propagation in a 3 frames TTA channel






FIG. 70

This document is the property of the U.S. Government and is loaned to your agency; it and its contents are not to be distributed outside your agency.




Figure 3.4: Overall view of the CU sensing windows in a “boundless ranging” algorithm

FIG. 71

Chip\FR	1	2	3	4	5	6	7		33
1	0	0	1	0	0	1	1	...	0
2	1	0	0	1	1	1	1	...	
3	0	0	0	1	1	1			
4	0	0	0	1	0	0	0	...	0
5	0	1	0	0	1				
6	0	0	1	1	1				
7	0	0	0	1	1				
8	0	0	0	0	1	0	0	...	

FIG. 72

This figure shows the results of a simulation of the system. The data is presented in a table format. The rows represent the chips and the columns represent the frames. The values in the cells are binary digits (0 or 1). The shaded cells indicate the values of the chips in the frames. The table shows that the system is able to distinguish between the chips in the frames.

UPSTREAM EQUALIZATION

CU SENDS MESSAGE TO RU TELLING IT TO SEND EQUALIZATION DATA TO CU USING ALL 8 OF THE FIRST 8 ORTHOGONAL CYCLIC CODES AND BPSK MODULATION.

1116

RU SENDS SAME TRAINING DATA TO CU ON 8 DIFFERENT CHANNELS SPREAD BY EACH OF FIRST 8 ORTHOGONAL CYCLIC CODES.

1118

CU RECEIVER RECEIVES DATA, AND FFE 765, DFE 820 AND LMS 830 PERFORM ONE ITERATION OF TAP WEIGHT (COEFFICIENT) ADJUSTMENTS.

1120

TAP WEIGHT (COEFFICIENT) ADJUSTMENTS CONTINUE UNTIL CONVERGENCE WHEN ERROR SIGNALS DROP OFF TO NEAR ZERO.

1122

AFTER CONVERGENCE DURING TRAINING INTERVAL, CU SENDS FINAL FFE AND DFE COEFFICIENTS TO RU.

1124

CU SENDS FINAL FFE & DFE COEFFICIENTS TO PRECODE FFE/DFE FILTER IN TRANSMITTER AND LOAD NEWLY.

TRANSPARENCY VALUES

RU

CALCULATED COEFFICIENTS INTO RU: XMTR PRECODE FILTER

1126

CU SETS COEFFICIENTS OF PRE 765 AND DFE 820 TO ONE FOR RECEPTION OF UPSTREAM PAYLOAD DATA.

54B  
FIG. 45B

FAXED TO  
DI MUELLER  
10/25/00  
(909) 596-3733

FROM FIG. 45B

DOWNSTREAM  
EQUALIZATION

1120  
CU SENDS EQUALIZATION TRAINING DATA TO RU SIMULTANEOUSLY ON 8 CHANNELS SPREAD ON EACH CHANNEL BY ONE OF THE FIRST 8 ORTHOGONAL CYCLIC CODES MODULATED BY BPSK.


1130  
RU RECEIVER RECEIVES EQUALIZATION TRAINING DATA IN MULTIPLE ITERATIONS AND USES LMS 830, FFE 765, DFE 820 AND DIFFERENCE CALCULATION CIRCUIT 832 TO CONVERGE ON PROPER FFE AND DFE TAP WEIGHT COEFFICIENTS.

1132  
AFTER CONVERGENCE, CPU READS FINAL TAP WEIGHT COEFFICIENTS FOR FFE 765 AND DFE 820 AND LOADS THESE TAP WEIGHT COEFFICIENTS INTO FFE/DFE CIRCUIT 764; CPU SETS FFE 765 AND DFE 820 COEFFICIENTS TO INITIALIZATION VALUES.


CONVOLVES THESE  
SE FILTER TAP  
WEIGHTS WITH  
THE OLD FILTER  
TAP WEIGHTS  
OF THE FFE AND  
DFE FILTERS OF  
THE CE CIRCUIT 764  
AND LOADS THE  
NEWLY CALCULATED  
TAP WEIGHTS  
INTO THE  
FFE AND DFE  
FILTERS OF  
THE CE CIRCUIT

54C  
FIG. 45C  
530

DOWNSTREAM EQUALIZATION



### Initial 2-Step Training Algorithm



2-STEP INITIAL EQUALIZATION TRAINING  
FIG. 60